The physical limits of CMOS scaling and the prohibitively high costs of future technology nodes, allows to foresee the end
of further progress of CMOS technology in the near future and emphasizes the dire need to explore alternati...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Proyectos interesantes
SPIDER
Computation Systems Based on Hybrid Spin-wave–CMOS Integrate...
3M€
Cerrado
AnalogCreate
Autonomous Creation of Analog Integrated Circuits based on S...
3M€
Cerrado
MY-CUBE
3D integration of a logic memory CUBE for In Memory Computin...
3M€
Cerrado
ALLME
All Magneto-Electric Spin Logic Gates
176K€
Cerrado
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
The physical limits of CMOS scaling and the prohibitively high costs of future technology nodes, allows to foresee the end
of further progress of CMOS technology in the near future and emphasizes the dire need to explore alternative
technologies and computational principles.
Spin as an alternative degree of freedom for computation and information storage attracts much attention due to its nonvolatility, high endurance, fast operation, and CMOS compatibility. Even though first promising results are available, these CMOS/Spintronic hybrid solutions are only competitive in comparison to conventional CMOS technology with respect to power consumption and speed - up to now - they are not able to compete in integration density. Due to the need of
continuous conversion between the CMOS and the spintronic signal domain additional transistors are required,
which rather leads to an integration density decrease than a densification of the circuit layout.
This inspired us to avoid the signal conversion and carry out the complete device operation in the magnetic domain. The
resulting non-volatile magnetic flip flop facilitates the spin transfer torque effect and magnetic exchange coupling for
computation and thus enables an extremely dense layout. Instead of eight (non-clocked), twelve (clocked) or seven CMOS
transistors and two magnetic tunnel junctions (CMOS/Spintronic hybrid) for a RS flip flop a footprint of only 10nmx40nm is
sufficient. Furthermore, it can be stacked to a shift register which as well features a very small footprint. The device and its
viability has been studied via extensive micromagnetic simulations.
For the next step towards market prototypes need to be manufactured and the device performance as well as the
corresponding simulation tools need to be further developed. The results of NOVOFLOP will be essential to create a
package comprising prototypes, TCAD models, and a manufacturing process for presenting our device to companies and venture capitalists.