Hola,
¿eres nuevo aquí?

Regístrate gratis y conecta tu empresa con financiación pública, partners y proyectos.

Tengo cuenta

Regístrate

Ver video

BEOLTPT

Financiado

Cerrado

Exploration of Back-End-Of-Line Compatible Te-Based P-Type Transistors With 2D M...

Exploration of Back-End-Of-Line Compatible Te-Based P-Type Transistors With 2D Material Van Der Waals Contacts for Monolithic 3D Integration The performance enhancement of integrated circuits relying on the downscaling of transistor dimensions following Moore’s law is becoming more and more challenging as silicon is reaching its physical limit. Thus, monolithic 3D inte... ver más

31/10/2026

ALU-FR

174K€

Presupuesto del proyecto: 174K€

Líder del proyecto

ALBERTLUDWIGSUNIVERSITAET FREIBURG No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Fecha límite participación Sin fecha límite de participación.

Financiación concedida El organismo HORIZON EUROPE notifico la concesión del proyecto el día 2024-05-17

HORIZON-MSCA-2023-PF-01-01: MSCA Postdoctoral Fellowships 2023 ExpectedOutcome:Project results are expected to contribute to the following outcomes:

I+D

Cerrada hace 1 año

0% 100% 100%

Información adicional privada

No hay información privada compartida para este proyecto. Habla con el coordinador.

1 Participantes

ALU-FR

173.85K€ | Lider

Conecta tu I+D

¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video

Proyectos interesantes

COMPOSE3 Compound Semiconductors for 3D integration 5M€ Cerrado

JCI-2008-2749 Investigación de transistores de efecto de campo basados en... 101K€ Cerrado

TRAPS-2D Understanding The Role of the defects to Accomplish high Per... 166K€ Cerrado

XMem All-around encapsulated Xene membranes for integration in tr... 150K€ Cerrado

MAT2011-22536 EPITAXIA AVANZADA DE SEMICONDUCTORES III-V PARA DISPOSITIVOS... 70K€ Cerrado

REACT Rare Earth Oxide Dielectrics for Advanced Germanium CMOS Tec... 158K€ Cerrado

Duración del proyecto: 29 meses Fecha Inicio: 2024-05-17
Fecha Fin: 2026-10-31

Líder del proyecto

ALBERTLUDWIGSUNIVERSITAET FREIBURG No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Presupuesto del proyecto 174K€

Fecha límite de participación Sin fecha límite de participación.

Descripción del proyecto The performance enhancement of integrated circuits relying on the downscaling of transistor dimensions following Moore’s law is becoming more and more challenging as silicon is reaching its physical limit. Thus, monolithic 3D integration has been considered as a powerful method to improve system performance further. This requires that transistors be stacked on top of each other at back-end-of-line (BEOL) compatible temperatures to avoid degradation of underlying devices. Two-dimensional (2D) semiconductors are promising candidates for such BEOL transistors but most advancements in terms of device performance and reliable BEOL integration concern n-type devices, while p-type is still lagging behind. Hence, better p-type BEOL transistors are highly sought after to enable complementary metal oxide semiconductor (CMOS) technology. One of several challenges for p-type devices is contact resistance because wide band gap 2D semiconductors typically have large Schottky barriers between the metal contact and their valence band. Tellurium (Te) and its compounds have recently been identified as promising candidates for BEOL p-type 2D transistors, which offer decent access to their valence bands, integration at BEOL-compatible temperatures, and good material prospects for device performance. However, research on such devices is still in its infancy, and drive current, stability (passivation), and contact resistance still need improvements. Thus, in this work, we propose to advance the research in Te-based p-type devices. In particular, we will experimentally explore the potential of 2D material van der Waals contacts. Furthermore, we will evaluate the CMOS logic circuit performance coupling with its n-type counterpart and the prospects of our devices for monolithic 3D integration through simulation.

Conecta tu I+D

Entra hoy

¿Olvidé mi contraseña?

Financiación

Empresas

CTIs/Universidades

Proyectos

Investigadores