COMPOSE3 aims to develop 3D stacked circuits in the front end of line of Complementary Metal Oxide Semiconductor (CMOS) technology, based on high mobility channel materials. The final objective is a 3D stacked SRAM cell, designed...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Proyectos interesantes
MAT2011-22536
EPITAXIA AVANZADA DE SEMICONDUCTORES III-V PARA DISPOSITIVOS...
70K€
Cerrado
BEOLTPT
Exploration of Back-End-Of-Line Compatible Te-Based P-Type T...
174K€
Cerrado
FACIT
Fast Anneal of Compound semiconductors for Integration of ne...
199K€
Cerrado
XMem
All-around encapsulated Xene membranes for integration in tr...
150K€
Cerrado
JCI-2008-2749
Investigación de transistores de efecto de campo basados en...
101K€
Cerrado
IBM RESEARCH GMBH
No se ha especificado una descripción o un objeto social para esta compañía.
TRL
4-5
Presupuesto del proyecto
5M€
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
COMPOSE3 aims to develop 3D stacked circuits in the front end of line of Complementary Metal Oxide Semiconductor (CMOS) technology, based on high mobility channel materials. The final objective is a 3D stacked SRAM cell, designed with gates length taken from the 14nm technology node. This technology will provide a new paradigm shift in density scaling combined with a dramatic increase in the power efficiency of CMOS circuits. Our synergistic approach is based on the use of high mobility channel materials such as SiGe and InGaAs, utilized in fully depleted metal-oxide-semiconductor field effect transistor (MOSFET), for p and n channel MOSFETs respectively. The low processing temperatures (<600ºC) that can be used for high mobility channels are indeed advantageous for an intimate 3D stacking. COMPOSE3 also exploits the knowledge accumulated in Europe for the layer transfer of ultra-thin semiconductors. Wafer bonding and layer transfer is a critical process module that will be used to enable 3D stacking of high mobility channels. The overall objectives of COMPOSE3 will address the substrate, device and circuit issues. One objective will be to validate InGaAs layer transfer for implementation on 300mm wafers. Another objective will be to benchmark InGaAs nFETs with relevant contact dimensions against planar and non-planar Si based solutions at the 14nm node and beyond. The final objective will be to integrate, on 300mm wafers, monolithic 3D CMOS circuits with 14nm node gates based on n-type InGaAs devices on top of p-type (Si)Ge devices which are independently optimized. COMPOSE3 is extremely well aligned with the strategic agenda of the leading European IC manufacturer, and also exploits its innovation for the benefit of a European SME. It gathers the main European leaders in the advanced nanoelectronics R&D arena.