De-RISC
Financiado
De-RISC: Dependable Real-time Infrastructure for Safety-critical Computer
The De-RISC project addresses computer systems within the space and aviation domains. De-RISC – Dependable Real-time Infrastructure for Safety-critical Computer – is a proposed project where an international consortium will introd...
The De-RISC project addresses computer systems within the space and aviation domains. De-RISC – Dependable Real-time Infrastructure for Safety-critical Computer – is a proposed project where an international consortium will introduce a hardware and software platform based around the RISC-V ISA. The work proposed in this project is to productize a multi-core RISC-V system-on-chip design already owned by CG and to port the XtratuM hypervisor owned by FEN to that design to create a full platform consisting of hardware and software for future European developments within space and aeronautical applications. De-RISC brings critical features to the market that make it unique in front of the competition:(1) No US export restrictions: most existing products use US technology, thus subject to US export control. De-RISC’s IP core platform and software will not be subject to any US regulatory influence by building on RISC-V.(2) Multi-core interference mitigation concepts by BSC integrated in the RISC-V SoC and validated by TRT become a unique feature, and will provide a key advantage w.r.t. competitors by limiting drastically interference while preserving high-performance operation.(3) Portability: The proposed development will create a RISC-V HW/SW platform that can be implemented in FPGAs and application specific standard products. This provides an edge for integrators that can adapt their choice of implementation technology based on mission requirements.(4) Fault-tolerance concepts: The platform will be provided by companies with experience in the space domain and with heritage in design of fault-tolerant systems.(5) Future-proof selection for new platforms: New software products are not being ported to SPARC and PowerPC architectures. With an established vendor providing a RISC-V platform there are guarantees of continued support for the hardware platform while developments from the commercial domain for the RISC-V architecture can be leveraged over time.
ver más
Duración del proyecto: 35 meses
Fecha Inicio: 2019-10-01
Fecha Fin: 2022-09-30
Fecha Fin: 2022-09-30
Línea de financiación: concedida
El organismo H2020 notifico la concesión del proyecto el día 2022-09-30
H2020
No se conoce la línea exacta de financiación, pero conocemos el organismo encargado de la revisión del proyecto.
Presupuesto
El presupuesto total del proyecto asciende a
3M€
Líder del proyecto
FENT INNOVATIVE SOFTWARE SOLUTIONS
No se ha especificado una descripción o un objeto social para esta compañía.
N.D. |
Participante
N.D. |
Participante