Hola,
¿eres nuevo aquí?

Registrate y conecta tu empresa con financiación pública, partners y proyectos.

ToRH

Financiado

A Theory of Reliable Hardware

The complexity of computing hardware keeps increasing at a rapid pace, with no end in sight. With growing number of components and ongoing miniaturization, hardware engineers struggle with an increasing number and variety of fault... ver más

31/07/2022

CISPA HELMHOLTZZE...

1M€

Presupuesto del proyecto: 1M€

Líder del proyecto

CISPA HELMHOLTZZENTRUM FUR INFORMATIONSSICHE... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Ver 3 Participantes

Financiación concedida El organismo H2020 notifico la concesión del proyecto el día 2022-07-31

Línea de financiación objetivo El proyecto se financió a través de la siguiente ayuda:

ERC-2016-STG: ERC Starting Grant

I+D

Cerrada hace 9 años

0% 100% 100%

3 Participantes

CISPA HELMHOLTZZENTRUM FUR...

237.00K€ | Lider

PAMODIN

MPG

1.24M€ | Participante

Proyectos interesantes

RTI2018-098513-B-I00 APROXIMACION ESTADISTICA A LA SIMULACION DE DEFECTOS EN CIRC... 75K€ Cerrado

FJCI-2016-30845 Development of tools to model novel transistors using advanc... 50K€ Cerrado

TEC2011-29264-C03-02 NUEVOS MODELOS Y HERRAMIENTAS DE SIMULACION PARA CONFIGURACI... 85K€ Cerrado

RYC-2013-14717 Synergies in the Design of Hardware for Real-Time and High-P... 309K€ Cerrado

ESP2015-68245-C4-3-P EVALUACION TEMPRANA DE LOS EFECTOS DE RADIACION MEDIANTE SIM... 36K€ Cerrado

PCI2020-112240 FIABILIDAD INTELIGENTE 4.0 106K€ Cerrado

Últimas noticias

30-11-2024: Cataluña Gestión For... Se ha cerrado la línea de ayuda pública: Gestión Forestal Sostenible para Inversiones Forestales Productivas para el organismo:

29-11-2024: IDAE En las últimas 48 horas el Organismo IDAE ha otorgado 4 concesiones

29-11-2024: ECE En las últimas 48 horas el Organismo ECE ha otorgado 2 concesiones

Duración del proyecto: 62 meses Fecha Inicio: 2017-05-04
Fecha Fin: 2022-07-31

Presupuesto del proyecto 1M€

Descripción del proyecto The complexity of computing hardware keeps increasing at a rapid pace, with no end in sight. With growing number of components and ongoing miniaturization, hardware engineers struggle with an increasing number and variety of faults, yet must guarantee correct operation of the system as a whole. This is hindered by a concurrent increase in design complexity, i.e., the trend of integrating ever more diverse circuits into larger systems, which results in a higher complexity of verifying the correctness of a given design - especially when providing for the possibility that some components may fail. The goal of this project is to develop a holistic mathematical approach to modeling fault-tolerant circuits and demonstrate its usefulness in practice. Such a framework will exhibit several advantages over the present methods, which are largely based on simulation and experimentation: (i) mathematical proofs offer parametrized guarantees, which implies that the derived building blocks can easily be re-used in varying configurations and translated to different technologies; (ii) it permits statements about general fault types, entailing that claimed properties do not rely on specific fault behavior (which depends on operational parameters and technology); and (iii) abstract, parametrized reasoning enables to design and optimize for long-term scalability. While this approach to fault-tolerance has been successfully applied in the area of distributed computing for decades, transferring it to low-level hardware design introduces new obstacles, such as very limited computational capabilities of the basic components and the potential for metastability. Overcoming these challenges will pave the way for highly dependable and scalable systems, and thus help in further sustaining the exponential growth in available computing power commonly referred to as Moore's Law.

Conecta tu I+D

Entra hoy

Financiación

Empresas

CTIs/Universidades

Proyectos

Investigadores