EDA tools for Secure and Reliable High Level Synthesis Implementations
System on Chip (SoC) and Internet of Things (IoT) hardware accelerators are increasingly used in secure and critical applications, such as medical and automotive. For this reason, they need to have high levels of security and reli...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Proyectos interesantes
Hastlayer
Hastlayer turning software into hardware for faster comput...
71K€
Cerrado
FiPS
Developing Hardware and Design Methodologies for Heterogeneo...
4M€
Cerrado
RYC2021-032614-I
Principled foundations for hardware/software co-design for s...
236K€
Cerrado
PILOTS
Prototyping Internet Lot of Things Software
71K€
Cerrado
Verdi
Verification for heterogeneous Reliable Design and Integrati...
5M€
Cerrado
PDC2023-145924-I00
Ciencias de la computación y tecnología informática
290K€
Cerrado
Información proyecto SecuReHLS
Duración del proyecto: 46 meses
Fecha Inicio: 2020-04-07
Fecha Fin: 2024-02-14
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
System on Chip (SoC) and Internet of Things (IoT) hardware accelerators are increasingly used in secure and critical applications, such as medical and automotive. For this reason, they need to have high levels of security and reliability at the same time. Hardware attacks are a serious threat for the security of hardware accelerators. Among them, Fault Attacks and Side Channel Attacks can breach even protected devices. Furthermore, injection of errors due to harsh environments may even lead to catastrophic failures of such accelerators. These threats are usually not concurrently addressed since their corresponding protections are not always compatible to each other. In a context, where designers use High Level Synthesis (HLS) flows to increase the productivity of designing hardware accelerators they must also ensure that security and reliability protections are taken into account by the HLS tools.
In order to enable HLS flows to be the flow of choice for secure and reliable devices, we propose to provide to SoC and IoT designers, Electronic Design Automation (EDA) tools, capable to evaluate, improve and automate the insertion of protections during an HLS flow. Initially we will study the effects of HLS flows on the synthesis of manually protected high level descriptions. Afterwards, we will address concurrently security and reliability by automating the integration of compatible, countermeasures and mitigation techniques, inside the HLS flow, so as to automatically obtain secure and reliable RTL descriptions. Such tools and methodologies will help to minimize the corresponding overheads for protecting against each threat, while at the same time they will maintain the productivity of the HLS flow at high levels during the design of secure and reliable hardware accelerators.