A Highly Efficient Adaptive Multi processor Framework
Writing parallel programs has traditionally been considered a difficult task, even when parallelism is taken into account from the beginning. Moreover there is an urgent need to parallelize the massive amounts of legacy sequential...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Proyectos interesantes
ENCORE
ENabling technologies for a programmable many CORE
4M€
Cerrado
BeyondMoore
Pioneering a New Path in Parallel Programming Beyond Moore s...
2M€
Cerrado
TIN2011-25639
MODELO DE GENERACION DE CODIGO PARALELO PORTABLE
12K€
Cerrado
MADAME
Manycore Application Development and Modeling Environment
100K€
Cerrado
TIN2016-81840-REDT
RED DE COMPUTACION DE ALTAS PRESTACIONES EN ARQUITECTURAS HE...
15K€
Cerrado
DOPPLER
Domain optimised parallelisation by polymorphic language emb...
2M€
Cerrado
Información proyecto HEAP
Líder del proyecto
STMICROELECTRONICS SRL
No se ha especificado una descripción o un objeto social para esta compañía.
TRL
4-5
Presupuesto del proyecto
3M€
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
Writing parallel programs has traditionally been considered a difficult task, even when parallelism is taken into account from the beginning. Moreover there is an urgent need to parallelize the massive amounts of legacy sequential code so as to increase its performance on processors and systems that refocus from single-thread acceleration to increasing the overall throughput. At the same time, memory (in particular cache) performance is essential to achieve the full gain from a parallelized application. However, while processor architecture tends to be relatively standard across applications within a domain, huge performance and power improvements can be achieved by tailoring the cache architecture to the application at hand, and not just to an entire domain.<br/>The HEAP project faces these challenges directly, by developing:1.\tAn innovative toolset that helps software developers profile and parallelize existing sequential implementations by exploiting top-level pipeline-style parallelism.2.\tA highly configurable cache architecture that can be tailored to an application by using the same profiling data as those that were used for parallelization, in order to fully exploit the available computing power.<br/>In particular, the HEAP project will provide1.\ta novel SMP multicore platform supporting a group of novel cache coherence protocols; each application will be profiled so as to select and tune the most appropriate cache coherency mechanism.2.\tan innovative toolflow that complements this architecture; this tool will ease and/or automate the parallelisation of sequential C-code based on an analysis of the dataflow while it will provide configuration and tuning data (e.g. in terms of which variables are local, and which are mostly written or mostly read by a thread) to the cache coherency mechanisms so as to optimize them for the given application<br/>In order to increase the exploitability of the end-results, the toolflow (an incarnation of which will be also distributed in an open source manner) will be implemented in such a way that it will be able to perform sequential-to-multicore migration for any multicore architecture (not only the HEAP one). Moreover, the architecture will be capable of running multithreaded code compiled by any compiler/toolset (not only the one implemented by HEAP). However, in order to take full advantage of the HEAP results, the combined toolset and architecture should be utilized.<br/>We innovate in the first domain by using both pessimistic and optimistic estimates of the available parallelism, by refining those estimates using metric-driven verification techniques, and by supporting dynamic recovery of excessively optimistic parallelization.