Hola,
¿eres nuevo aquí?

Regístrate gratis y conecta tu empresa con financiación pública, partners y proyectos.

Tengo cuenta

Regístrate

Ver video

VELOX

Financiado

Cerrado

VELOX An Integrated Approach to Transactional Memory on Multi and Many core Co...

VELOX An Integrated Approach to Transactional Memory on Multi and Many core Computers The adoption of multi- and many-core chips as the architecture-of-choice for mainstream computing will undoubtedly bring about profound changes in the way software is developed. In particular, the use of fine grained locking as th... ver más

31/12/2010

BARCELONA SUPERCOM...

4M€

Presupuesto del proyecto: 4M€

Líder del proyecto

BARCELONA SUPERCOMPUTING CENTERCENTRO NACIONA... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5 | 118M€

Fecha límite participación Sin fecha límite de participación.

Ver 9 Participantes

Financiación concedida El organismo FP7 notifico la concesión del proyecto el día 2010-12-31 No tenemos la información de la convocatoria

0% 71% 100%

Características del participante

Este proyecto no cuenta con búsquedas de partenariado abiertas en este momento.

Información adicional privada

No hay información privada compartida para este proyecto. Habla con el coordinador.

9 Participantes

BARCELONA SUPERCOMPUTING CEN...

0.00€ | Lider

TUD

N.D. | Participante

CHALMERS TEKNISKA HOGSKOLA A...

N.D. | Participante

TAU

N.D. | Participante

Conecta tu I+D

¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video

Líder del proyecto

BARCELONA SUPERCOMPUTING CENTERCENTRO NACIONA... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5 | 118M€

Presupuesto del proyecto 4M€

Fecha límite de participación Sin fecha límite de participación.

Descripción del proyecto The adoption of multi- and many-core chips as the architecture-of-choice for mainstream computing will undoubtedly bring about profound changes in the way software is developed. In particular, the use of fine grained locking as the multi-core programmer's coordination methodology is viewed by most experts as a dead-end.<br/>The transactional memory (TM) programming paradigm is a strong contender to become the approach of choice for replacing locks and implementing atomic operations in concurrent programming. Combining sequences of concurrent operations into atomic transactions promises a great reduction in the complexity of both programming and verification, by making parts of the code appear to be sequential without the need to program fine-grained locks. Transactions remove from the programmer the burden of figuring out the interaction among concurrent operations that happen to conflict when accessing the same locations in memory.<br/>To make TM an effective tool, TM systems will need the right hardware and software support to provide scalability not only in terms of number of cores, but also in terms of code size and complexity. The objective of this project is to understand how to provide such support by developing an integrated TM stack. Such a TM stack would span a system from the underlying hardware to the high end application and would consist of the following components: CPU, operating system, runtime, libraries, compilers, programming languages and application environments.<br/>We anticipate that such a fully integrated TM system will not only improve our understanding of TM designs but also greatly help in the adoption of the TM paradigm by the European software industry, making it a tool-of-choice for concurrent programming on multi- and many-core platforms.

Conecta tu I+D

Entra hoy

¿Olvidó su contraseña?

Financiación

Empresas

CTIs/Universidades

Proyectos

Investigadores