It is expected that, very soon, the Internet will connect billions of mobile device users. This places high demands on the communications infrastructure and on the mobile devices. Specifically, future networks should support heter...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
It is expected that, very soon, the Internet will connect billions of mobile device users. This places high demands on the communications infrastructure and on the mobile devices. Specifically, future networks should support heterogeneous wired and wireless network technologies, be dynamic yet robust, offer high data rates, and use resources (such as bandwidth or energy) as efficiently as possible. Future mobile devices should be small and have low energy-consumption while offering high functionality.
To explore how to use the resources in future communication networks in the most efficient way, I will derive information-theoretic limits of communication networks and suggest communication strategies that attain those limits. Such limits have been studied extensively in the past. However, the majority of the work has made simplifying assumptions, such as that the nodes are perfectly synchronized, have perfect channel state information, or use infinitely long codewords, which are not realistic for wireless and dynamic networks. In this project, I will derive realistic fundamental limits by including asynchronism, noncoherence, and latency constraints in my analysis. I will then propose communication strategies that attain these fundamental limits.
A related topic addressed in this project is the design of mobile devices. Using tools from information theory, I will study the fundamental tradeoff between performance, robustness against nonlinearities in the devices, and implementation complexity, aiming at novel encoding and decoding algorithms that can be implemented efficiently in hardware.