Hola,
¿eres nuevo aquí?

Regístrate gratis y conecta tu empresa con financiación pública, partners y proyectos.

Tengo cuenta

Regístrate

Ver video

ROMOL

Financiado

Cerrado

Riding on Moore s Law

The most common interpretation of Moore's Law is that the number of components on a chip and accordingly the computer performance doubles every two years. At the end of the 20th century, when clock frequencies stagnated at ~3 GHz,... ver más

31/03/2018

BARCELONA SUPERCOM...

2M€

Presupuesto del proyecto: 2M€

Líder del proyecto

BARCELONA SUPERCOMPUTING CENTERCENTRO NACIONA... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5 | 118M€

Fecha límite participación Sin fecha límite de participación.

Financiación concedida El organismo FP7 notifico la concesión del proyecto el día 2018-03-31 No tenemos la información de la convocatoria

0% 100% 100%

Información adicional privada

No hay información privada compartida para este proyecto. Habla con el coordinador.

1 Participantes

BARCELONA SUPERCOMPUTING CEN...

0.00€ | Lider

Proyectos interesantes

BeyondMoore

Software

Data Science

2M€ Cerrado

ERC2018-092826

Software

Computer Scienc...

75K€ Cerrado

RYC-2010-06783

Software

Computer Archit...

192K€ Cerrado

DEEPSEA

Software

Parallel Comput...

1M€ Cerrado

ENCORE

Software

Data Science

4M€ Cerrado

DAL

Software

Electronics

2M€ Cerrado

Conecta tu I+D

¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video

Líder del proyecto

BARCELONA SUPERCOMPUTING CENTERCENTRO NACIONA... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5 | 118M€

Presupuesto del proyecto 2M€

Fecha límite de participación Sin fecha límite de participación.

Descripción del proyecto The most common interpretation of Moore's Law is that the number of components on a chip and accordingly the computer performance doubles every two years. At the end of the 20th century, when clock frequencies stagnated at ~3 GHz, and instruction level parallelism reached the phase of diminishing returns, industry turned towards multiprocessors, and thread level parallelism. However, too much of the technological complexity of multicore architectures is exposed to the programmers, leading to a software development nightmare. We propose a radically new concept of parallel computer architectures, using a higher level of abstraction, Instead of expressing algorithms as a sequence of instruction, we will group instructions into higher-level tasks that will be automatically managed by the architecture, much in the same way superscalar processors managed instruction level parallelism. We envision a holistic approach where the parallel architecture is partially implemented as a software runtime, and the reminder in hardware. The hardware gains the freedom to deliver performance at the expense of additional complexity, as long as it provides the required support primitives for the runtime software to hide complexity from the programmer. Moreover, it offers a single solution that could solve most of the problems we encounter in the current approaches: handling parallelism, the memory wall, the power wall, and the reliability wall in a wide range of application domains from mobile up to supercomputers . We will focus our research on a most efficient form of multicore architecture coupled with vector accelerators for exploiting both thread and data level parallelism. All together, this novel approach toward future parallel architectures is the way to ensure continued performance improvements, getting us out of the technological mess that computers have turned into, once more riding on Moore's Law.

Conecta tu I+D

Entra hoy

¿Olvidé mi contraseña?

Financiación

Empresas

CTIs/Universidades

Proyectos

Investigadores