Hola,
¿eres nuevo aquí?

Regístrate gratis y conecta tu empresa con financiación pública, partners y proyectos.

Tengo cuenta

Regístrate

Ver video

AUTOMICS

Financiado

Cerrado

Pragmatic solution for parasitic immune design of electronics ICs for automotive

Smart Power ICs are extensively used in automotive embedded systems due to their unique capabilities to merge low power and high voltage devices on the same chip, at competitive cost. In such devices, induced electrical coupling n... ver más

31/08/2015

UNIVERSITE PIERRE...

6M€

Presupuesto del proyecto: 6M€

Líder del proyecto

UNIVERSITE PIERRE ET MARIE CURIE No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Fecha límite participación Sin fecha límite de participación.

Ver 10 Participantes

Financiación concedida El organismo FP7 notifico la concesión del proyecto el día 2015-08-31 No tenemos la información de la convocatoria

0% 62% 100%

Características del participante

Este proyecto no cuenta con búsquedas de partenariado abiertas en este momento.

Información adicional privada

No hay información privada compartida para este proyecto. Habla con el coordinador.

10 Participantes

UNIVERSITE PIERRE ET MARIE C...

0.00€ | Lider

STMICROELECTRONICS SRL

N.D. | Participante

CNRS

N.D. | Participante

VALEO ELECTRICAL SYSTEMS

N.D. | Participante

Conecta tu I+D

¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video

Líder del proyecto

UNIVERSITE PIERRE ET MARIE CURIE No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Presupuesto del proyecto 6M€

Fecha límite de participación Sin fecha límite de participación.

Descripción del proyecto Smart Power ICs are extensively used in automotive embedded systems due to their unique capabilities to merge low power and high voltage devices on the same chip, at competitive cost. In such devices, induced electrical coupling noise due to switching of the power stages, when integrating such high voltage (HV) devices with low voltage (LV) functions, is a big issue. During switching, parasitic voltages and currents, consisting of electrons and holes, lead to a local shift of the substrate potential that can reach hundreds of millivolts. This electrical coupling noise can severely disturb low voltage circuits. Such parasitic signals are known to represent the major cause of failure and costly circuit redesign in power integrated circuits. Furthermore, parasitic carrier injections are considerably increased under high temperature operation such as those encountered in automotive applications where this problem is even more severe since these dedicated IC's need to be highly reliable and stable with time. Most solutions are layout dependent and are thus difficult to optimize using available electrical simulator software. The lack for a model strategy that would enable to simulate accurately the injection of minority carriers in the substrate as part of the HV model, as well as its propagation in the substrate, is one of the main reasons for this critical situation. This lack for a design methodology prohibits an efficient design strategy and fails at giving clear predictions of perturbations in high voltage integrated circuits. This picture motivates this project proposal where all these aspects are addressed to create a link between circuit design, modeling and implementation in innovative computer aided design tools. This concerns smart power IC's dedicated to automotive applications requiring co-integration of high voltage power stages with low voltage analog/digital blocks on the same chip, still being reliablewhen operating at high temperature.

Conecta tu I+D

Entra hoy

¿Olvidó su contraseña?

Financiación

Empresas

CTIs/Universidades

Proyectos

Investigadores