Hola,
Are you new here?

AUTOMICS

financed

Pragmatic solution for parasitic immune design of electronics ICs for automotive

Smart Power ICs are extensively used in automotive embedded systems due to their unique capabilities to merge low power and high voltage devices on the same chip, at competitive cost. In such devices, induced electrical coupling n... see more

31/08/2015

UNIVERSITE PIERRE...

6M€

Project Budget: 6M€

Project leader

UNIVERSITE PIERRE ET MARIE CURIE No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

PARTICIPATION DEPralty Sin fecha límite de participación.

Ver 10 Participantes

Financing granted El organismo FP7 notifico la concesión del proyecto The day 2015-08-31 We do not have the information of the call

0% 62% 100%

characteristics of the participant

Este proyecto no cuenta con búsquedas de partenariado abiertas en este momento.

Private Information

No hay información privada compartida para este proyecto. Habla con el coordinador.

10 Participantes

UNIVERSITE PIERRE ET MARIE C...

0.00€ | Leader

STMICROELECTRONICS SRL

N.D. | participant

CNRS

N.D. | participant

VALEO ELECTRICAL SYSTEMS

N.D. | participant

Conecta tu I+D

¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video

Project leader

UNIVERSITE PIERRE ET MARIE CURIE No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Project Budget 6M€

participation deadline Sin fecha límite de participación.

Project description Smart Power ICs are extensively used in automotive embedded systems due to their unique capabilities to merge low power and high voltage devices on the same chip, at competitive cost. In such devices, induced electrical coupling noise due to switching of the power stages, when integrating such high voltage (HV) devices with low voltage (LV) functions, is a big issue. During switching, parasitic voltages and currents, consisting of electrons and holes, lead to a local shift of the substrate potential that can reach hundreds of millivolts. This electrical coupling noise can severely disturb low voltage circuits. Such parasitic signals are known to represent the major cause of failure and costly circuit redesign in power integrated circuits. Furthermore, parasitic carrier injections are considerably increased under high temperature operation such as those encountered in automotive applications where this problem is even more severe since these dedicated IC's need to be highly reliable and stable with time. Most solutions are layout dependent and are thus difficult to optimize using available electrical simulator software. The lack for a model strategy that would enable to simulate accurately the injection of minority carriers in the substrate as part of the HV model, as well as its propagation in the substrate, is one of the main reasons for this critical situation. This lack for a design methodology prohibits an efficient design strategy and fails at giving clear predictions of perturbations in high voltage integrated circuits. This picture motivates this project proposal where all these aspects are addressed to create a link between circuit design, modeling and implementation in innovative computer aided design tools. This concerns smart power IC's dedicated to automotive applications requiring co-integration of high voltage power stages with low voltage analog/digital blocks on the same chip, still being reliablewhen operating at high temperature.

Conecta tu I+D

Entra hoy

Forgot your password?

Financing

Companies

CTIs/Universidades

Projects

researchers