Nanowires for single photon detection and spin memory devices
The ultimate limit in the miniaturization of electronics and photonics is at the nanometer scale. Here the signal level can be controlled at the fundamental level of a single electron and a single photon. These limits are actively...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Proyectos interesantes
SPANGL4Q
Spin Photon Angular Momentum Transfer for Quantum Enabled Te...
3M€
Cerrado
CEESC
Control of entangled electron spins on a chip
1M€
Cerrado
FIS2014-53385-P
FASES TOPOLOGICAS EN NANOELECTRONICA CUANTICA DE ESPINES
42K€
Cerrado
RYC-2011-09528
Semiconductor nanostructures as components for quantum infor...
184K€
Cerrado
Spin-NANO
Nanoscale solid state spin systems in emerging quantum techn...
4M€
Cerrado
MAT2008-01555
OPTICA CUANTICA EN NANOESTRUCTURAS DE SEMICONDUCTORES
661K€
Cerrado
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
The ultimate limit in the miniaturization of electronics and photonics is at the nanometer scale. Here the signal level can be controlled at the fundamental level of a single electron and a single photon. These limits are actively being pursued for scientific interest with possible applications in the area of quantum information processing and communication. We propose novel devices aimed at single photon detection and single spin memory using nanowires. The basic building block is a III-V quantum dot defined in a Si nanowire. We will develop the following technology: (1) growth of complex semiconductor nanowire, (2) quantum state storage and transfer onto a photon state for the memory device, and (3) single photon detection and electron multiplication for single photon detection. The nanowires will be grown by the vapor-liquid-solid mechanism. The structures and devices obtained after growth and each nanofabrication steps will be thoroughly characterized and the final test devices performances will be evaluated.