Low Power and Fault Tolerant Cache Memory Design through a Combination of Hardwa...
Low Power and Fault Tolerant Cache Memory Design through a Combination of Hardware and Software Approaches
PALMERA will address the low power and fault tolerant cache memory design bottleneck through a combination of hardware and software approaches. The proposal has two research directions: (1) Develop a cache memory hardware equipped...
ver más
¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video
Proyectos interesantes
TULIPP
Towards Ubiquitous Low power Image Processing Platforms
5M€
Cerrado
PaPP
Portable and Predictable Performance on Heterogeneous Embedd...
10M€
Cerrado
PaPP
Portable and Predictable Performance on Heterogeneous Embedd...
10M€
Cerrado
ERA
Embedded Reconfigurable Architectures
4M€
Cerrado
TEC2011-27936
OPTIMIZACION DE SISTEMAS EMPOTRADOS DE ALTAS PRESTACIONES
114K€
Cerrado
DARE
Cross Layer Design of Adaptive Reliable and Energy Efficien...
100K€
Cerrado
Información proyecto PALMERA
Duración del proyecto: 44 meses
Fecha Inicio: 2018-04-23
Fecha Fin: 2022-01-15
Líder del proyecto
SINTEF AS
No se ha especificado una descripción o un objeto social para esta compañía.
Presupuesto del proyecto
208K€
Fecha límite de participación
Sin fecha límite de participación.
Descripción del proyecto
PALMERA will address the low power and fault tolerant cache memory design bottleneck through a combination of hardware and software approaches. The proposal has two research directions: (1) Develop a cache memory hardware equipped with novel circuit designs to keep the reliability during voltage scaling. (2) Leverage the software application level to manage energy consumption. A methodology will be developed that enables the programmer to identify non-critical data structures and program phases that are not memory-bound. Through a system scenario design methodology, this information is used to manage the settings of the underlying novel hardware to increase error resilience and save energy.
The focus is on memories implemented for embedded systems in areas such as medical imaging and space applications, typically having strict requirements for both energy consumption and reliability. These types of applications are increasingly becoming multitasked and dynamic; hence, data intensive and fluctuating with respect to resource requirements. Available static analysis and worst-case design margins cannot any longer meet the power and reliability constraints. Compared to previous techniques that typically focus on either hardware or software when optimizing for both energy and reliability, PALMERA adopts a multidisciplinary holistic approach where hardware and software levels of the system are combined.
Working towards these challenging project goals not only moves the research front forward, but also gives the Experienced Researcher excellent opportunity to develop her skills and career potential. The combination of PALMERA research, with high quality training at the host institution and during secondment, strengthens her knowledge and experience and provides the best opportunity for her to gain a position as a senior researcher in industry or academia. The goal is for PALMERA to be an enabler for the next step, being a proposal for a European Research Council grant.