Hola,
¿eres nuevo aquí?

Regístrate gratis y conecta tu empresa con financiación pública, partners y proyectos.

Tengo cuenta

Regístrate

Ver video

DYNAGALS

Financiado

Cerrado

Formal design methods for globally asynchronous locally synchronous embedded com...

Formal design methods for globally asynchronous locally synchronous embedded computing systems We propose a novel approach to tackle the design-productivity gap existing in the field of complex and heterogeneous embedded computing systems. We take as a starting point the SystemJ programming language, which combines the dat... ver más

28/02/2010

INRIA

112K€

Presupuesto del proyecto: 112K€

Líder del proyecto

INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQU... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Fecha límite participación Sin fecha límite de participación.

Financiación concedida El organismo FP7 notifico la concesión del proyecto el día 2010-02-28 No tenemos la información de la convocatoria

0% 100% 100%

Información adicional privada

No hay información privada compartida para este proyecto. Habla con el coordinador.

1 Participantes

INRIA

0.00€ | Lider

Conecta tu I+D

¿Tienes un proyecto y buscas un partner? Gracias a nuestro motor inteligente podemos recomendarte los mejores socios y ponerte en contacto con ellos. Te lo explicamos en este video

Proyectos interesantes

COCONUT A Correct by Construction Workbench for Design and Verificat... 3M€ Cerrado

CESAR Cost-Efficient Methods and Processes for Safety Relevant Emb... 58M€ Cerrado

CESAR Cost Efficient Methods and Processes for Safety Relevant Emb... 58M€ Cerrado

DESTECS Design Support and Tooling for Embedded Control Software 4M€ Cerrado

INVEST inVEST Foundations for a Shift from Verification to Synthes... 1M€ Cerrado

MOGENTES Model based Generation of Tests for Dependable Embedded Syst... 4M€ Cerrado

Líder del proyecto

INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQU... No se ha especificado una descripción o un objeto social para esta compañía.

TRL 4-5

Presupuesto del proyecto 112K€

Fecha límite de participación Sin fecha límite de participación.

Descripción del proyecto We propose a novel approach to tackle the design-productivity gap existing in the field of complex and heterogeneous embedded computing systems. We take as a starting point the SystemJ programming language, which combines the data processing and encapsulation elegance of Java with with the reactivity and synchrony of Esterel and the asynchronous decoupling of CSP (that is, with rendezvous communications). Our research proposal aims at improving SystemJ in two directions: first for the formal verification of SystemJ programs, and second for the automatic synthesis of hardware/software embedded code. An implementation within a complete tool is also planned. These two goals will help SystemJ becoming one of the leading system-level design language for complex and heterogeneous embedded systems. The first goal (formal verification) is essential for the validation of the system under design. As embedded computing systems are often safety-critical, formal verification is a crucial feature for a system-level design tool. We shall use observer-based model-checking, with state-space reduction techniques. The second goal (code synthesis) is crucial too because it avoids the tedious and error-prone phase of manual coding from the high-level specification. Instead, we shall be able to generate automatically a mixed hardware and software implementation, proven to be faithful to the high-level specification written in SystemJ. Such a proof of faithfulness shall be based on the formal semantics of SystemJ. These scientific research results shall be implemented within a tool suite, and we shall conduct case studies to evaluate its practical usefulness for the design of embedded systems as well as its performances.

Conecta tu I+D

Entra hoy

¿Olvidé mi contraseña?

Financiación

Empresas

CTIs/Universidades

Proyectos

Investigadores